A Sensitivity Analysis of SPICE Parameters
Using an Eleven-Stage Fling Oscillator JANET M. CASSARD kra.t -SPICE is a circuit simulator which predicts node voltages and currents as a function of time from device model parameters. Model parameters are determined by the manufacturing process. process-induced variations in these parameters occ~r within a chip or from chip to chip and cause corresponding variations in circuit performance. Values for tire model parauieters used in simulators are usuafly obtaiired from measutemknts on test structures which are found along the periphery of the circuit or in test chips located at severaf sites on the product wafer. Because of the spatiaf separation between test structures and the circuits of interest, differences between measured and simulated performance can occur. This paper presents examples of how well model parameters extracted from a test chip can predict the ac response of a dynamic circuit element (ring Manuscript received May 26, 1983 . This work was supported in part by the Defense Advanced Research Projects Agency under Order 3882.
The author is with the Semiconductor Devices and Circuits Division, National Bureau of Standards, Washington, DC 20234. oscillator) on the same wafer. Simulatiorr resnhs show which model parameters are critical to performance. A comparison between measurement and simulation results is given and the importance of intra-chip and intra-wafer parameter variations is discussed. For the samples tested, the prslysilicon gate Iinewidth variation was determined to be the primary cause of the ring oscillator frequency variation.
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EFORE fabricating complex VLSI circuits it is important to identify errors in the circuit design. The effectiveness of SPICE in simulating actual circuit performance from a set of device model parameters is influenced by process-induced variations that affect these input parameters. In this paper, the critical input parameters are identified, and the effect of their variation on the simulation is estimated. A test chip containing ring oscillators and test structures for extracting the model parameters for SPICE was designed and fabricated in a p-well CMOS bulk local oxide-isolated process at two silicon foundries using 5-pm design rules [1] . An automated parametric test system was used to measure the electrical model input parameters, and the nonelectrical parameters were determined from physical measurements. The mean and standard deviation of each parameter was determined. A manual test system was used to measure the frequency of an eleven-stage ring oscillator.
The ring oscillator was simulated, using SPICE 2G.4, to determine the sensitivity of the ac oscillation frequency to fixed model-parameter variations, The model parameters critical to the frequency of oscillation were identified, and measured variations in these critical model parameters were used to examine the variations in simulated frequency. This paper compares the measured ring oscillator performance to the simulated performance. Differences between the measured and simulated oscillation frequency means are due to the inaccuracy of the SPICE model (e.g., in scaling), deficiencies in the design of the test structures used for extracting the SPICE parameters, and deficiencies in measurement methods. Differences between the measured and simulated ranges are due to intrachip and intrawafer parameter variations. The results of this study show that measured variations in approximately one-fourth of the SPICE model parameters, those critical to ac response, provide an adequate model for the measured ring oscillator frequency range. Table I . A manual station was used to measure the ring oscillator frequency. A low-capacitance probe (0.1 pF) was used to probe the output in order to minimize the capacitive loading. A ring oscillator was chosen for this analysis because it is a simple circuit, it is used widely on test chips for monitoring process variations, and its oscillation frequency is sensitive to SPICE model parameters. An eleven-stage ring oscillator was designed since initial simulations, for the process and design employed, indicated that the output waveform would achieve maximum oscillation amplitude for that odd number of stages. Also, a prime number of stages was chosen to help suppress the occurrence of harmonics that might otherwise occur for the relatively small number of stages employed [10] .
The ring oscillator consists of three basic elements: an inverter, a NANDgate, and an output buffer. Ten inverters and one NANDgate are tied together forming the circuit. The NANDgate is used in place of one inverter to prevent multiple oscillations in the ring [10] . The six-stage output buffer is tied to one node of this ring. In each successive stage of the output buffer, the channel widths are twice as large as the previous stage to minimize the capacitive loading introduced by the measurement probe [11] and to make efficient use of silicon area. A block diagram of the ring oscillator is shown in Fig. 1 along with the circuit diagram of one inverter.
SIMULATIONS
II. EXPERIMENTAL PROCEDURE ANDRESULTS
To determine the sensitivity of SPICE simulations to device model parameter variations, two groups of simulaThe wafers studied contain 32 or 21 test chips for tions were performed. The first simulations detertied the foundries A or B, respectively. Each chip includes identical sensitivityy of the frequency of the ring oscillator to a fixed MOSFET'S systematically placed across the test chip, variation in each model parameter. From this, a set of critical parameters, or parameters which had the greatest effect on the output was selected. Based on these results a second group of simulations was performed using the variations in model parameters measured for the wafers from the two foundries. This was done to predict the range over which the measured frequency would be expected to vary. All simulations were performed using MOS2 in SPICE 2G.4 [7] , [8] , [12]-[14] . Simulated and measured waveforms are plotted in Fig, 2 . For the first group of simulations, all model parameters, including the channel lengths, the channel widths, the temperature, and the power supply voltages, were individually varied +10 percent about the measured mean and the frequencies recorded. This resulted in an ordered list of parameters ranked according to the sensitivity of SPICE to their variation. For this work, the critical parameters were defined as those which caused a frequency variation of more than 3.5 percent when the model parameter was varied. These critical parameters and the corresponding simulated frequency ranges obtained for the wafers from the two silicon foundries are listed in Table II . To obtain a realistic estimate of the effect that each critical parameter has on the frequency, for the processes used in this work, each parameter was also individually varied + 1 measured standard deviation. The frequency results are also included in Table II. To determine the range over which the measured frequency would be expected to vary, a second group of simulations was performed in which all of the critical parameters were varied + 1 standard deviation, representing the intra-wafer variations, and the highest and lowest frequencies determined. This approach assumes the parameters are statistically independent. These results are given and compared in Table III with actual measurements from ring oscillators on the wafer.
IV. DISCUSSION
Two types of deviations exist between the measured and simulated results. They are: 1) the differences between the measured frequency mean and the simulated frequency utilizing the mean values of all the model parameters, and 2) the simulated range in which the measured results are expected to be found and the actual measured range. Several factors can cause differences between the simulated and measured results. The first type of deviations can be due to the inaccuracy of the SPICE model, deficiencies in the design of test structures used for extracting the SPICE parameters, and deficiencies in measurement methods. The results given in Table III for the two silicon foundries show close agreement between the measured and simulated means.
The second type of deviations can be due to intrachip and intrawafer parameter variations which result from processing variations over the wafer. In Table III , the measured range of values is compared to the simulated range. For this work, the simulated range is obtained by using the critical model parameters with their corresponding measured standard deviation, or intrawafer variations, which produce the highest and lowest frequencies. Hence, the assumption that the parameters are statistically independent yields a worst case range. Therefore, the simulated range is larger than the measured range.
A wafer map illustrating the intrawafer ring oscillator frequency variations for the sample from foundry A is shown in Fig. 3 . The map was produced using STAT2 [6] . To identify the cause of these frequency variations, wafer maps were made for several critical input parameters. A polysilicon gate linewidth wafer map is shown in Fig. 4 for structures designed to have a linewidth of 8.0 pm. It is assumed that the same variation would exist for~5-pm structures. An approximate inverse correlation exists between the polysilicon gate linewidth, also called the channel length, and the ring oscillator frequency suggesting that the channel length variation is the primary cause of the frequency variation. To support this conclusion, transconductance wafer maps for n-and p-channel MOSFET'S, shown in Figs. 5 and 6, respectively, show an approximate inverse correlation with the channel length. It is, therefore, concluded that the principle cause of the intrawafer frequency variation is the intrawafer polysilicon gate An approximate inverse correlation exists between the transconductances (n-and p-channel) and the channel length supporting the conclusion that the principle cause of the intrawafer fre uency variation is the % intrawafer~olysilicon gate linewidth variation w ch in turn causes a corresponding variation in the n-and p-channel transconductances.
linewidth variation which in turn causes a corresponding variation in the n-and p-channel transconductances. To obtain tighter control on the circuits performance and hence increase the reliability of the process, it is important to minimize polysilicon linewidth variations across a wafer.
Variations of a given parameter within a chip (intrachip variations) can lead to differences between the model parameters measured and their corresponding value in the actual circuit. To estimate the magnitude of these differences, identical MOSFET'S placed across a test chip were tested and 'the intrachip variations in selected critical parameters measured. The devices probed in these MOSFET arrays had. a channel length of 8.0 pm and a channel width of 77.0 pm. Ten n-channel and ten p-channel arrays were placed across each test chip. The wafer was arranged such that six test chips were evenly spaced across the diameter of the wafer. 
V. CONCLUSIONS
A sensitivity analysis was performed and the critical parameters, which are shown in Table I , were identified and then measured. The intrawafer variations of these parameters are sufficient for determining the range within which to expect the measured frequency of a ring oscillator. The magnitude of the simulated range is approximately the magnitude of the spread of the frequency data. Intrawafer process variations account for this range in the measured frequency results.
Due to the lack of proximity between the test structures from which the SPICE parameters are obtained and the ring oscillators, intrachip variations can cause a difference between the measured and simulated ring oscillator frequency.
The conclusions that can be drawn from this work based on the samples tested are: 1) there is a subset of the total SPICE parameters which have the greatest effect on the simulation; 2) the intrawafer mean of each parameter is a reasonable estimate of the actual model parameter; and 3) the intrawafer variations in the critical parameters can. account for a frequency range that is approximately equal to the measured frequency range. For the samples tested, it was determined that: 1) the polysilicon gate linewidth is indirectly proportional to the frequency and was the primary cause of the frequency variation; and 2) intrachip parameter variations can influence SPICE sensitivity.
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